Propagation Delay: Definition, Measurement, and Use in Electronics and Digital Systems

Verified Sources

Sep 12, 2026

Propagation delay (often abbreviated $t_{pd}$ ) is the time delay between when an input signal crosses its specified threshold and when the corresponding output signal crosses its specified threshold. In practice, propagation delay is characterized separately for low-to-high (rising) and high-to-low (falling) transitions because real devices can behave differently during those edge directions.

At a system level, propagation delay contributes directly to timing budgets, setup/hold feasibility, maximum clock frequency, and the timing closure of synchronous digital designs (because signals need time to propagate through gates, interconnect, and I/O circuitry).

A useful mental model is: even if a “switch” changes state instantly, the measured output transition reflects the device and loading dynamics (carrier transit, RC delay, driver strength, and the thresholds used for measurement).

Propagation Delay Explained (Digital Timing Basics)

Key terminology you’ll see with propagation delay

Rise time: describes edge steepness on the output waveform.
Fall time: the falling-edge counterpart.
Threshold crossing: the “start” and “stop” points of the timing measurement.
Timing budget: allocation of delays across a design path.

What propagation delay means (in measurement terms)

Propagation delay is defined with respect to:

An input transition direction (e.g., low→high, or high→low),
A timing reference at the input (an input threshold),
A timing reference at the output (an output threshold),
A measured time difference between those two crossing events.

This definition is consistent with how semiconductor datasheets and digital timing specifications are written: they specify delays based on threshold-crossing events and often list different values for rising and falling transitions.

How to measure propagation delay from waveforms

1
Step 1
Decide whether you’re measuring low-to-high or high-to-low propagation delay.
2
Step 2
Find the time $t_{in}$ when the input crosses the specified input threshold.
3
Step 3
Find the time $t_{out}$ when the output crosses the specified output threshold.
4
Step 4
Compute $t_{pd}=t_{out}-t_{in}$ . Report the value separately for rising vs falling edges if specified.
5
Step 5
Ensure you measure under the datasheet-referenced conditions (supply voltage, load capacitance, temperature), since $t_{pd}$ depends on them.

Why there are often multiple propagation delays

Real gates and drivers are not perfectly symmetric:

A rising output may switch through different internal transistor regions than a falling output.
Different output slew rates (rise vs fall) can change when the waveform crosses the chosen thresholds.
Loading changes (e.g., different capacitance on the output) alter the time constant and thus the delay.

Therefore, you’ll commonly see separate values like $t_{pdLH}$ (low-to-high) and $t_{pdHL}$ (high-to-low), or “propagation delay” with a stated rise/fall context.

Example: Rise vs Fall propagation delay (illustrative)

Propagation delay is often direction-dependent; rising and falling values may differ.

Pro Tip

When using propagation delay in timing calculations, always match the datasheet’s measurement convention (edge direction + threshold levels + load). Mixing conventions is a common source of off-by-a-lot timing bugs.

Warning: Propagation delay is not the same as end-to-end latency

Propagation delay is a local device timing parameter (input→output). End-to-end latency for a whole path includes many elements: multiple gates, interconnect, clocking, synchronization, and pipeline stages.

Where propagation delay shows up in synchronous digital timing

Launch

1. Clock edge

Flip-flop launches data; device path starts."

Propagation

2. Logic + interconnect

Signals traverse gates and wires; each contributes propagation delay."

Capture

3. Setup check

Arrival must be early enough for setup time relative to next clock edge."

Safety margin

4. Hold check

Also ensure the signal does not change too soon after capture (hold constraint)."

Common confusions

Propagation Delay Quick Deck

1 / 4

Question · Term

What is propagation delay?

Click to reveal

Answer · Definition

Time difference between an input transition crossing a specified threshold and the output transition crossing a specified threshold.

Knowledge Check

Question 1 of 4

Q1Single choice

Propagation delay is best defined as:

The time between input and output threshold crossings for a device

The time between any two arbitrary instants in the circuit

The time for a clock signal to reach every flip-flop equally

The maximum power dissipation interval of the device

Explore Related Topics

Count-to-Infinity in Distance-Vector Routing & Countermeasures (Split Horizon, Poison Reverse)

What Is a Repeater? (Networking & Signal-Relay Devices)

Deterministic Pushdown Automata (DPDA): Definition and an Example

Browse all research articles