Coursify

Computer Architecture Goal: Reducing Instruction Execution Time (RISC vs CISC)

Computer Architecture Goal: Reducing Instruction Execution Time (RISC vs CISC)

Verified Sources
Nov 4, 2026

In computer architecture, the design choice between RISC and CISC is largely motivated by different implementation trade-offs. A key RISC philosophy is to use simpler instructions that execute faster and enable efficient pipelining, thereby reducing the time of executing instructions in practice. 2

By contrast, CISC focuses more on providing a rich set of instructions that can reduce the number of instructions per program (code density), even if individual instructions can be more complex and take longer cycles to implement/execution. 2

In this multiple-choice question, the intended correct answer is therefore:

  • (g) The computer architecture aimed at reducing the time of execution of instructions is: (ii) RISC. 2

To avoid confusion:

  • ISA is not an architecture style like RISC/CISC; it is the interface/specification between hardware and software.
  • “ANNA” does not correspond to the standard, widely used acronym for a CPU architecture category in mainstream computer architecture curricula; it is not part of the RISC/CISC/ISA classification.

Mermaid overview of relationships:

Footnotes

  1. Wikipedia - Reduced Instruction Set Computer - Overview of RISC design principles such as simplicity and pipelining. ↩ ↩2

  2. Stanford CS224R/notes or common lecture summaries on RISC vs CISC - Discusses RISC as focusing on simple instructions suitable for pipelining. ↩ ↩2 ↩3

  3. Wikipedia - Complex Instruction Set Computer - Explains CISC characteristics and trade-offs. ↩

  4. Wikipedia - Instruction set architecture - Defines ISA and its role. ↩

  5. Search/Reference mismatch for “ANNA” architecture acronym - No widely recognized “ANNA” CPU architecture category comparable to RISC/CISC; indicates it is not standard terminology. ↩

RISC vs CISC (Introductory Explanation)

Key concepts (what the question is really testing)

This question is testing whether you can distinguish instruction-set style from instruction-set architecture definition.

RISC emphasizes:

  • simpler instructions
  • fewer addressing modes
  • easier, faster execution in hardware
  • efficient pipelining (which improves throughput and reduces effective execution time) 2

CISC emphasizes:

  • a larger set of complex instructions
  • potentially fewer instructions needed for a computation
  • richer instruction semantics that can reduce code size, but may complicate and slow hardware execution of individual instructions 2

ISA is:

  • the specification of the instructions and how they behave
  • not itself a “style aimed at execution time reduction,” but a layer that can be implemented using RISC or CISC principles

Footnotes

  1. Wikipedia - Reduced Instruction Set Computer - Overview of RISC design principles such as simplicity and pipelining. ↩

  2. Stanford CS224R/notes or common lecture summaries on RISC vs CISC - Discusses RISC as focusing on simple instructions suitable for pipelining. ↩ ↩2

  3. Wikipedia - Complex Instruction Set Computer - Explains CISC characteristics and trade-offs. ↩

  4. Wikipedia - Instruction set architecture - Defines ISA and its role. ↩

How to choose the correct option for this MCQ

  1. 1
    Step 1

    Options (i) CISC and (ii) RISC are instruction-set styles, while (iii) ISA is a specification/interface and (iv) ANNA is not a standard style.

  2. 2
    Step 2

    The phrase “aimed at reducing the time of execution of instructions” aligns with RISC’s goal of simpler instructions that support fast execution and efficient pipelining. 2

    Footnotes

    1. Wikipedia - Reduced Instruction Set Computer - Overview of RISC design principles such as simplicity and pipelining. ↩

    2. Stanford CS224R/notes or common lecture summaries on RISC vs CISC - Discusses RISC as focusing on simple instructions suitable for pipelining. ↩

  3. 3
    Step 3

    ISA defines instruction semantics, not a hardware style goal. ANNA is not the canonical term used in standard architecture classifications.

    Footnotes

    1. Wikipedia - Instruction set architecture - Defines ISA and its role. ↩

    2. Search/Reference mismatch for “ANNA” architecture acronym - No widely recognized “ANNA” CPU architecture category comparable to RISC/CISC; indicates it is not standard terminology. ↩

  4. 4
    Step 4

    Therefore choose (ii) RISC.

Conceptual alignment with the question’s wording

High alignment indicates the option’s typical design motivation matches “reducing instruction execution time”. (Qualitative)

Common confusion points

Exam strategy

When a question says “reducing time of execution of instructions,” look for RISC, because its simple instructions and pipelining are central motivations. 2

Footnotes

  1. Wikipedia - Reduced Instruction Set Computer - Overview of RISC design principles such as simplicity and pipelining. ↩

  2. Stanford CS224R/notes or common lecture summaries on RISC vs CISC - Discusses RISC as focusing on simple instructions suitable for pipelining. ↩

Avoid mixing layers (ISA vs architecture style)

A frequent mistake is choosing ISA because it sounds like “instruction-related.” But ISA is a specification layer; the style that targets instruction execution timing is RISC/CISC.

Footnotes

  1. Wikipedia - Instruction set architecture - Defines ISA and its role. ↩

Where this question fits in the architecture stack

ISA

Instruction behavior level

Defines semantics of instructions for software."

RISC vs CISC

Hardware instruction-set implementation style

Chooses simplicity/complexity of instructions to trade off execution and code density."

Instruction execution time

Performance outcome

RISC philosophy aims to reduce execution time via simpler, faster instructions and pipelining. 2"

Footnotes

  1. Wikipedia - Reduced Instruction Set Computer - Overview of RISC design principles such as simplicity and pipelining. ↩

  2. Stanford CS224R/notes or common lecture summaries on RISC vs CISC - Discusses RISC as focusing on simple instructions suitable for pipelining. ↩

Knowledge Check

Question 1 of 3
Q1Single choice

The computer architecture aimed at reducing the time of execution of instructions is:

Explore Related Topics

1

Alternate Assembly Syntax for `ADD #5, R1` and Addressing Modes

2

Minimizing Register–Memory Operations on RISC: Two Core Approaches

3

Instruction Fetch-Decode-Execute Unit in a Computer System

Browse all research articles